×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
北京大学 [50]
清华大学 [23]
西安交通大学 [12]
湖南大学 [11]
计算技术研究所 [10]
北京航空航天大学 [5]
更多...
内容类型
期刊论文 [83]
会议论文 [35]
其他 [28]
学位论文 [9]
发表日期
2019 [3]
2018 [7]
2017 [5]
2016 [5]
2015 [6]
2013 [3]
更多...
学科主题
人工智能 [2]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共155条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition
期刊论文
INTEGRATION-THE VLSI JOURNAL, 2019, 卷号: 66, 页码: 164-172
作者:
Wei, Xing
;
Yu, Le
;
Yin, Tao
;
Huang, Zhihong
;
Li, Wei
收藏
  |  
浏览/下载:60/0
  |  
提交时间:2019/08/16
Floating-point
Fast fourier transform (FFT)
Mixed-radix
Multi-path delay feedback (MDF)
Binary-tree decomposition
Twiddle factor
Fused FP arithmetic unit
Development of a readout system for the tentative pixel detectors at HIRFL
期刊论文
JOURNAL OF INSTRUMENTATION, 2019, 卷号: 14, 页码: 7
作者:
Yang, H.
;
Zhang, H.
;
Yang, B.
;
Zhao, H.
;
Fu, F.
收藏
  |  
浏览/下载:69/0
  |  
提交时间:2019/11/10
Data acquisition circuits
Data acquisition concepts
Front-end electronics for detector readout
Pixelated detectors and associated VLSI electronics
Hardware Implementation of Reconfigurable Separable Convolution
会议论文
作者:
Rao, Lei
;
Zhang, Bin
;
Zhao, Jizhong
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/11/19
hardware implementation
reconfigurable architecture
separable convolution
convolutional neural networks
Hardware design of multiclass SVM classification for epilepsy and epileptic seizure detection
期刊论文
IET CIRCUITS DEVICES & SYSTEMS, 2018, 卷号: 12, 页码: 108-115
作者:
Wang, Yuanfa
;
Li, Zunchao
;
Feng, Lichen
;
Bai, Hailong
;
Wang, Chuang
收藏
  |  
浏览/下载:13/0
  |  
提交时间:2019/11/26
Daubechies order 4-wavelet
three-class classification scheme
healthy EEG signals
epilepsy
medical signal processing
hardware design
one-against-one multiclass NLSVM
automatic detection system
DWT-based feature extraction module
electroencephalography
low-dimensional feature vectors
multiclass SVM classification
Lagrange multipliers
epileptic seizure detection
FPGA platform
multiclass nonlinear support vector machine classifiers
original sequential minimal optimisation
on-chip training
modified sequential minimal optimisation
inter-ictal EEG signals
multiclass NLSVM classifiers
feature extraction
discrete wavelet transform
three-class classification VLSI system
discrete wavelet transforms
hardware implementation
three-level DWT
absolute value decision
MSMO training module
OAO multiclass NLSVM
OAO multiclass classification module
support vector machines
software implementation
Several weaknesses of the implementation for the theoretically secure masking schemes under ISW framework
期刊论文
INTEGRATION-THE VLSI JOURNAL, 2018, 卷号: 60
作者:
Li, Yanbin
;
Tang, Ming
;
Li, Yuguang
;
Zhang, Huanguo
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2019/12/05
secure masking scheme
Sensitive information reuse
Leakage of masking sequence
Side-channel attacks
Lightweight countermeasure
Flexible feature-space-construction architecture and its VLSI implementation for multi-scale object detection
期刊论文
JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 卷号: Vol.57 No.4
作者:
Luo, AW
;
An, FW
;
Zhang, XY
;
Chen, L
;
Huang, ZK
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2019/12/26
A Robust Dual Reference Computing-in-Memory Implementation and Design Space Exploration Within STT-MRAM
会议论文
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018-01-01
作者:
Zhang, Liuyang
;
Kang, Wang
;
Cai, Hao
;
Ouyang, Peng
;
Torres, Lionel
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2019/12/30
Bandwidth
Computation theory
Computer circuits
Energy utilization
Integrated circuit design
Magnetic recording
Magnetic storage
Memory architecture
Random access storage
Tunnelling magnetoresistance
VLSI circuits
Computing in memory (CIM)
Design space exploration
Dynamic energy consumption
Magnetic random access memory
Memory wall
Spin transfer torque
STT-MRAM
Tunnel magnetoresistance
MRAM devices
A High Speed VLSI Implementation of 256-bit Scalar Point Multiplier for ECC over GF(p)
会议论文
2018 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENCE AND SAFETY FOR ROBOTICS (ISR), 2018-01-01
作者:
Liu, JianWei
;
Cheng, DongXu
;
Guan, ZhenYu
;
Wang, Ziyu
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2019/12/30
Elliptic curve cryptography
Montgomery multiplication
Parallel scheduling architecture
Scalar point multiplier
A High Speed VLSI Implementation of 256-bit Scalar Point Multiplier for ECC over GF (p)
会议论文
2018 International Conference on Intelligence and Safety for Robotics, ISR 2018
作者:
Liu, J.
;
Guan, Z.
;
Cheng, D.
;
Wang, Z.
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2019/12/30
Computation theory
Distributed computer systems
Geometry
Integer programming
Integrated circuit design
Multipurpose robots
Public key cryptography
Robotics
VLSI circuits
Elliptic curve cryptography
Elliptic Curve Cryptography (ECC)
Modular inversion algorithms
Modular Multiplication
Montgomery multiplication
Parallel scheduling
Point multipliers
Scalar point multiplication
Speed
©版权所有 ©2017 CSpace - Powered by
CSpace