×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
计算技术研究所 [7]
北京大学 [4]
北京航空航天大学 [2]
武汉大学 [1]
内容类型
期刊论文 [10]
其他 [4]
发表日期
2021 [1]
2020 [3]
2019 [2]
2017 [2]
2015 [1]
2014 [1]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共14条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Machine-learning-based cache partition method in cloud environment
期刊论文
PEER-TO-PEER NETWORKING AND APPLICATIONS, 2021, 页码: 14
作者:
Qiu, Jiefan
;
Hua, Zonghan
;
Liu, Lei
;
Cao, Mingsheng
;
Chen, Dajiang
收藏
  |  
浏览/下载:21/0
  |  
提交时间:2021/12/01
Cloud
Cache Partition
Last Level Cache
Machine Learning
Write Back Energy Optimization for STT-MRAM-based Last-level Cache with Data Pattern Characterization
期刊论文
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2020, 卷号: 16, 期号: 3, 页码: 18
作者:
Ni, Jiacheng
;
Liu, Keren
;
Wu, Bi
;
Zhao, Weisheng
;
Cheng, Yuanqing
收藏
  |  
浏览/下载:17/0
  |  
提交时间:2020/12/10
STT-MRAM
write energy reductions
data patterns
cache hierarchy
A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 4, 页码: 803-815
作者:
Wu, Bi
;
Dai, Pengcheng
;
Cheng, Yuanqing
;
Wang, Ying
;
Yang, Jianlei
收藏
  |  
浏览/下载:24/0
  |  
提交时间:2020/12/10
System-on-chip
Computer architecture
Magnetic tunneling
Transistors
Switches
Thermal sensors
Organizations
Cache
data migration
low power
spin transfer torque magnetic memory (STT-MRAM)
thermal gradient
Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 卷号: 67, 期号: 1, 页码: 108-120
作者:
Wu, Bi
;
Dai, Pengcheng
;
Wang, Zhaohao
;
Wang, Chao
;
Wang, Ying
收藏
  |  
浏览/下载:16/0
  |  
提交时间:2020/12/10
NAND-SPIN
spin orbit torque (SOT) MRAM
last level cache
write throughput
high performance
An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 卷号: 27, 期号: 8, 页码: 1851-1860
作者:
Wu, Bi
;
Zhang, Beibei
;
Cheng, Yuanqing
;
Wang, Ying
;
Liu, Dijun
收藏
  |  
浏览/下载:69/0
  |  
提交时间:2019/12/10
Error correction code (ECC)
last level cache (LLC)
reliability
spin-transfer-torque magnetoresistive random-access memory (STT-MRAM)
temperature
An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 卷号: 27, 页码: 1851-1860
作者:
Wu, Bi
;
Zhang, Beibei
;
Cheng, Yuanqing
;
Wang, Ying
;
Liu, Dijun
收藏
  |  
浏览/下载:16/0
  |  
提交时间:2019/12/30
Error correction code (ECC)
last level cache (LLC)
reliability
spin-transfer-torque magnetoresistive random-access memory (STT-MRAM)
temperature
HAP: Hybrid-Memory-Aware Partition in Shared Last-Level Cache
期刊论文
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 卷号: 14, 期号: 3, 页码: 25
作者:
Wei, Wei
;
Jiang, Dejun
;
Xiong, Jin
;
Chen, Mingyu
收藏
  |  
浏览/下载:11/0
  |  
提交时间:2019/12/10
Hybrid memory
CPU cache
Feedback Learning Based Dead Write Termination for Energy Efficient STT-RAM Caches
期刊论文
CHINESE JOURNAL OF ELECTRONICS, 2017, 卷号: 26, 期号: 3
作者:
Li Qing'an
;
Li Jianhua
;
Shen Fanfan
;
Zhang Jun
;
He Yanxiang
收藏
  |  
浏览/下载:11/0
  |  
提交时间:2019/12/05
Dead blocks
Energy efficiency
Spin transfer torque RAM (STT-RAM)
Last level cache (LLC)
Data Remapping for Static NUCA in Degradable Chip Multiprocessors
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 卷号: 23, 期号: 5, 页码: 879-892
作者:
Wang, Ying
;
Zhang, Lei
;
Han, Yin-He
;
Li, Hua-Wei
;
Li, Xiaowei
收藏
  |  
浏览/下载:18/0
  |  
提交时间:2019/12/13
Chip multiprocessor (CMP)
fault tolerant
network-on-chip (NoC)
nonuniform cache architecture (NUCA)
Prefetching Techniques for STT-RAM based Last-level Cache in CMP Systems
其他
2014-01-01
Mao, Mengjie
;
Sun, Guangyu
;
Li, Yong
;
Jones, Alex K.
;
Chen, Yiran
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2015/11/16
MEMORY
PERFORMANCE
ARCHITECTURE
CIRCUIT
MRAM
©版权所有 ©2017 CSpace - Powered by
CSpace