×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
北京大学 [27]
内容类型
其他 [27]
发表日期
2016 [9]
2015 [1]
2014 [3]
2013 [2]
2011 [3]
2010 [2]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共27条,第1-10条
帮助
限定条件
内容类型:其他
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics
其他
2016-01-01
Wang, Yuan
;
Liu, Yuequan
;
Jiang, Mengyin
;
Jia, Song
;
Zhang, Xing
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2017/12/03
Nonlinear analysis of BPSK optical phase locked loops using MATLAB and Simulink
其他
2016-01-01
Ziyang Chen
;
Yunpeng Hu
;
Lu Liu
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2017/12/03
Optical phase-locked loop
Balanced Loop
Costas Loop
MATLAB Simulation
Optical phase-locked loop
Balanced Loop
Costas Loop
MATLAB Simulation
A novel low-power readout structure with 1/2 sub-scan time-delay-integration and DLL-based A/D for 1024��6 infrared focal plane array
其他
2016-01-01
Liu, Benyuanyi
;
Lu, Wengao
;
Liu, Dahe
;
Yu, Shanzhe
;
Zhang, Yacong
;
Chen, Zhongjian
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2017/12/03
A Speculative Clock and Data Recovery Architecture for Multi-Gigabit/s Series Links
其他
2016-01-01
Zhao, Tong
;
Gai, Weixin
;
Tang, Liangxiao
;
Shi, Linqi
;
Zhang, Xing
;
Zhao, Tong
;
Gai, Weixin
;
Tang, Liangxiao
;
Shi, Linqi
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2017/12/03
clock and data recovely
jitter tolerance
Receiver
loop latency
BBPD
phase error
Nonlinear analysis of BPSK optical phase locked loops using MATLAB and Simulink
其他
2016-01-01
Chen, Ziyang
;
Hu, Yunpeng
;
Liu, Lu
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2017/12/03
Optical phase-locked loop
Balanced Loop
Costas Loop
MATLAB Simulation
Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics
其他
2016-01-01
Wang, Yuan
;
Liu, Yuequan
;
Jiang, Mengyin
;
Jia, Song
;
Zhang, Xing
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2017/12/03
quadrupler
delay-locked loop (DLL)
eight-phase-clock generator
edge-combiner
wide operating range
fast locking
MULTIPLIER
A Novel Low-Power Readout Structure with 1/2 Sub-Scan Time-Delay-Integration and DLL-Based A/D for 1024x6 Infrared Focal Plane Array
其他
2016-01-01
Liu, Benyuanyi
;
Lu, Wengao
;
Liu, Dahe
;
Yu, Shanzhe
;
Zhang, Yacong
;
Chen, Zhongjian
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2017/12/03
Time-delay-integration (TDI)
sub-scan
Infrared Focal Plane Array (IRFPA)
Delay-locked-loop (DLL)
Analog-to-digital converter (ADC)
CMOS IMAGE SENSOR
A High Precision Carrier Tracking Scheme Based on Phase Estimation and Compensation
其他
2016-01-01
Li, Ying
;
Zhang, Ruisong
;
Jiang, Wei
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2017/12/03
carrier synchronization
phase locked loop
phase estimation and compensation
dynamic stress error
GPS RECEIVER
ENVIRONMENTS
Nonlinear analysis of BPSK optical phase locked loops using MATLAB and Simulink
其他
2016-01-01
Ziyang Chen
;
Yunpeng Hu
;
Lu Liu
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2017/12/03
Optical phase-locked loop Balanced Loop Costas Loop MATLAB Simulation
180.5Mbps-8Gbps DLL-Based Clock and Data Recovery Circuit with Low Jitter Performance
其他
2015-01-01
Liu, Yuequan
;
Wang, Yuan
;
Jia, Song
;
Zhang, Xing
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2017/12/03
Clock and data recovery (CDR)
wide-range
delay-locked loop (DLL)
low jitter
time-to-digital converter (TDC)
©版权所有 ©2017 CSpace - Powered by
CSpace