QQ客服 官方微博 反馈留言

浏览/检索结果: 共2条，第1-2条 帮助 已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择作者升序作者降序题名升序题名降序发表日期升序发表日期降序提交时间升序提交时间降序 从乡村集市探寻农村体育发展的路径选择 期刊论文 2013 冯光微; 何元春 收藏  |  浏览/下载：45/0  |  提交时间：2016/05/17 乡村集市  农村体育  利益驱动  路径选择  country fairs  rural sports culture  interest drive  route choice   Design and implementation of high-speed digital CMOS camera driving control timing and data interface (EI CONFERENCE) 会议论文 Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, October 13, 2006 - October 15, 2006, Beijing, China Sun H.; Cai R.; Wang Y. 收藏  |  浏览/下载：25/0  |  提交时间：2013/03/25 High-speed digital cameras are progressing rapidly with the development of CMOS image sensor in these few years. In order to develop a high-speed CMOS industrial digital camera  the CMOS image sensor MI-MV13 is used. The sensor drive pulse and control timing based on Xilinx Virtex-II Pro FPGA is designed. A novel format of digital image transporting based on Camera Link data port is defined in this paper. It is implemented 1280 (H) 1024 (V) SXGA resolution digital image transported at a high frame rate of 300 fps (frames-per-second) with 5 Pixels 10 bit compatible Camera Link Medium Configuration. In addition  these functions that adjustments of exposure beginning time  integral time  AOI (Area of Interest) output and so on  are realized in a FPGA chip. All of the function modules are embedded in a SOPC (System on a Programmable Chip)  and further functions can be easily added to the chip at the second time development. Experimental results show that the design of driving control timing and data interface in FPGA is suitable for high-frame rate  low power  intelligent and miniaturization digital video camera.