×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
计算技术研究所 [26]
内容类型
期刊论文 [26]
发表日期
2021 [5]
2020 [6]
2019 [9]
2018 [3]
2015 [1]
2008 [1]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共26条,第1-10条
帮助
限定条件
专题:计算技术研究所
第一署名单位
第一作者单位
通讯作者单位
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2021, 卷号: 70, 期号: 9, 页码: 1511-1525
作者:
Liang, Shengwen
;
Wang, Ying
;
Liu, Cheng
;
He, Lei
;
Li, Huawei
收藏
  |  
浏览/下载:19/0
  |  
提交时间:2021/12/01
Neural networks
Hardware
System-on-chip
Task analysis
Feature extraction
Memory management
Graph neural network
accelerator architecture
hardware acceleration
Logic Design and Simulation of a 128-b AES Encryption Accelerator Based on Rapid Single-Flux-Quantum Circuits
期刊论文
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 卷号: 31, 期号: 6, 页码: 11
作者:
Zhou, Yan
;
Tang, Guang-Ming
;
Yang, Jia-Hong
;
Yu, Pei-Shi
;
Peng, Changgen
收藏
  |  
浏览/下载:18/0
  |  
提交时间:2021/12/01
Accelerator
Advanced Encryption Standard (AES)
rapid single flux quantum (RSFQ)
superconducting integrated circuits
An Edge 3D CNN Accelerator for Low-Power Activity Recognition
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 5, 页码: 918-930
作者:
Wang, Ying
;
Wang, Yongchen
;
Shi, Cong
;
Cheng, Long
;
Li, Huawei
收藏
  |  
浏览/下载:22/0
  |  
提交时间:2021/12/01
Three-dimensional displays
Two dimensional displays
Arrays
Feature extraction
System-on-chip
Redundancy
3D CNN
activity analysis
CNN accelerator
network-on-chip
video
PIM-Align: A Processing-in-Memory Architecture for FM-Index Search Algorithm
期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2021, 卷号: 36, 期号: 1, 页码: 56-70
作者:
Li, Xue-Qi
;
Tan, Guang-Ming
;
Sun, Ning-Hui
收藏
  |  
浏览/下载:16/0
  |  
提交时间:2021/12/01
accelerator design
genomic sequence alignment
near-memory computing
Hardware Acceleration for GCNs via Bidirectional Fusion
期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 卷号: 20, 期号: 1, 页码: 4
作者:
Li, Han
;
Yan, Mingyu
;
Yang, Xiaocheng
;
Deng, Lei
;
Li, Wenming
收藏
  |  
浏览/下载:20/0
  |  
提交时间:2021/12/01
Random access memory
Computational modeling
Analytical models
Hardware
Engines
Computer architecture
Transforms
Graph convolutional neural networks
hardware accelerator
bidirectional execution
inter-phase fusion
FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4791-4804
作者:
Lan, Yazhu
;
Nixon, Kent W.
;
Guo, Qingli
;
Zhang, Guohe
;
Xu, Yuanchao
收藏
  |  
浏览/下载:36/0
  |  
提交时间:2021/12/01
Perturbation methods
Computational modeling
Data integrity
Detectors
Optimization
Field programmable gate arrays
Hardware
Adversarial attacks
confidence detection
deep neural networks (DNNs)
FPGA-based hardware architecture
sensor pattern noise (SPN)
Swallow: A Versatile Accelerator for Sparse Neural Networks
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4881-4893
作者:
Liu, Bosheng
;
Chen, Xiaoming
;
Han, Yinhe
;
Xu, Haobo
收藏
  |  
浏览/下载:14/0
  |  
提交时间:2021/12/01
Accelerator
convolutional (Conv) layers
fully connected (FC) layers
sparse neural networks (SNNs)
An efficient dataflow accelerator for scientific applications
期刊论文
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 卷号: 112, 页码: 580-588
作者:
Ye, Xiaochun
;
Tan, Xu
;
Wu, Meng
;
Feng, Yujing
;
Wang, Da
收藏
  |  
浏览/下载:34/0
  |  
提交时间:2020/12/10
Dataflow architecture
Scientific computing
Instruction level parallelism
Architecting Effectual Computation for Machine Learning Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:
Lu, Hang
;
Zhang, Mingzhe
;
Han, Yinhe
;
Wang, Qi
;
Li, Huawei
收藏
  |  
浏览/下载:13/0
  |  
提交时间:2020/12/10
Computational modeling
Throughput
Adders
Machine learning
Acceleration
Kernel
Computational efficiency
Accelerator architectures
neural network hardware
multiplying circuits
ParaML: A Polyvalent Multicore Accelerator for Machine Learning
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 9, 页码: 1764-1777
作者:
Zhou, Shengyuan
;
Guo, Qi
;
Du, Zidong
;
Liu, Daofu
;
Chen, Tianshi
收藏
  |  
浏览/下载:27/0
  |  
提交时间:2020/12/10
Neural networks
Machine learning
Testing
Support vector machines
Linear regression
Computers
Computer architecture
Accelerator
machine learning (ML) techniques
multicore accelerator
©版权所有 ©2017 CSpace - Powered by
CSpace