A Synthesis Tool for a Tile-Based Heterogeneous FPGA

CORC > 半导体研究所 > 中国科学院半导体研究所 > 中国科学院半导体研究所（2009年前）

	A Synthesis Tool for a Tile-Based Heterogeneous FPGA
	Zhang K ; Yu HM ; Chen SL ; Liu ZL
	2008
会议名称	9th international conference on solid-state and integrated-circuit technology
会议日期	oct 20-23, 2008
会议地点	beijing, peoples r china
页码	vols 1-4: 2321-2324
通讯作者	zhang, k, chinese acad sci, inst semicond, beijing 10083, peoples r china.
中文摘要	a multi-mode logic cell architecture in a tile-based heterogeneous fpga is proposed, and a logic synthesis tool, called vsyn, based on this architecture is presented. the logic cell architecture design and its synthesis tool development are strongly influencing each other. any feature or parameter from one needs to be fully exercised and verified on the other. in this paper, we presented experimental results based mcnc benchmarks to show that the integration of the synthesis tool and the fpga architecture can achieve high performance in the targeted fpga applications. in addition, vsyn can also target embedded special-purpose macros for the heterogeneous fpga.
英文摘要	a multi-mode logic cell architecture in a tile-based heterogeneous fpga is proposed, and a logic synthesis tool, called vsyn, based on this architecture is presented. the logic cell architecture design and its synthesis tool development are strongly influencing each other. any feature or parameter from one needs to be fully exercised and verified on the other. in this paper, we presented experimental results based mcnc benchmarks to show that the integration of the synthesis tool and the fpga architecture can achieve high performance in the targeted fpga applications. in addition, vsyn can also target embedded special-purpose macros for the heterogeneous fpga.; zhangdi于2010-03-09批量导入; zhangdi于2010-03-09批量导入; ieee beijing sect.; chinese inst elect.; ieee electron devices soc.; ieee eds beijing chapter.; ieee solid state circuits soc.; ieee circuites & syst soc.; ieee hong kong eds, sscs chapter.; ieee sscs beijing chapter.; japan soc appl phys.; elect div ieee.; ursi commiss d.; inst elect engineers korea.; assoc asia pacific phys soc.; peking univ, ieee eds student chapter.; [zhang, kun; yu, hongmin; chen, stanley l.; liu, zhongli] chinese acad sci, inst semicond, beijing 10083, peoples r china
收录类别	其他
会议主办者	ieee beijing sect.; chinese inst elect.; ieee electron devices soc.; ieee eds beijing chapter.; ieee solid state circuits soc.; ieee circuites & syst soc.; ieee hong kong eds, sscs chapter.; ieee sscs beijing chapter.; japan soc appl phys.; elect div ieee.; ursi commiss d.; inst elect engineers korea.; assoc asia pacific phys soc.; peking univ, ieee eds student chapter.
会议录	2008 9th international conference on solid-state and integrated-circuit technology
会议录出版者	ieee ; 345 e 47th st, new york, ny 10017 usa
会议录出版地	345 e 47th st, new york, ny 10017 usa
学科主题	微电子学
语种	英语
ISBN号	978-1-4244-2185-5
内容类型	会议论文
源URL	[http://ir.semi.ac.cn/handle/172111/8306]
专题	半导体研究所_中国科学院半导体研究所（2009年前）
推荐引用方式 GB/T 7714	Zhang K,Yu HM,Chen SL,et al. A Synthesis Tool for a Tile-Based Heterogeneous FPGA[C]. 见:9th international conference on solid-state and integrated-circuit technology. beijing, peoples r china. oct 20-23, 2008.