CORC  > 大连理工大学
Identification of discrete-time output error model for industrial processes with time delay subject to load disturbance
Dong, Shijian; Liu, Tao; Wang, Wei; Bao, Jie; Cao, Yi
刊名JOURNAL OF PROCESS CONTROL
2017
卷号50页码:40-55
关键词Output error model Time delay Load disturbance Convergence Forgetting factor
ISSN号0959-1524
URL标识查看原文
WOS记录号[DB:DC_IDENTIFIER_WOSID]
内容类型期刊论文
URI标识http://www.corc.org.cn/handle/1471x/3281749
专题大连理工大学
作者单位1.Dalian Univ Technol, Inst Adv Control Technol, Dalian 116024, Peoples R China.
2.Univ New South Wales, Sch Chem Sci & Engn, Sydney, NSW 2052, Australia.
3.Cranfield Univ, Sch Energy Environm & Agrifood, Cranfield MK43 0AL, Beds, England.
推荐引用方式
GB/T 7714
Dong, Shijian,Liu, Tao,Wang, Wei,et al. Identification of discrete-time output error model for industrial processes with time delay subject to load disturbance[J]. JOURNAL OF PROCESS CONTROL,2017,50:40-55.
APA Dong, Shijian,Liu, Tao,Wang, Wei,Bao, Jie,&Cao, Yi.(2017).Identification of discrete-time output error model for industrial processes with time delay subject to load disturbance.JOURNAL OF PROCESS CONTROL,50,40-55.
MLA Dong, Shijian,et al."Identification of discrete-time output error model for industrial processes with time delay subject to load disturbance".JOURNAL OF PROCESS CONTROL 50(2017):40-55.
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace