QQ客服 官方微博 反馈留言

	Towards Ultra Low-Power MCU Implementation through Physical Design based on Improved Multibit SRPG
	Yan, Wei ; Wan, Zhencong ; Han, Peng ; Wang, Jack ; Jin, Yufeng ; Shi, Guangyi
	2015
关键词	Flip-flop SRPG Area Single bit flip flop Multi bit flip flop Synthesis Place Route
英文摘要	This paper presents a physical design for ultra-low power MCU usage based on improved multibit SRPG process. The State Retention Power Gating (SRPG) is used to save static power when the chip turns to sleep mode and its area occupies 50% of the whole standard cells area. The existed multibit SRPG cells occupy too many high metal layers, which lower the utilization of the standard cell region. In this paper, we tuned the layout of the SRPG cells, drastically reduced the number of the high metal. The degree of optimization depends on the experience. Designing the 4-bit SRPG based on the 2-bit SRPG is another important task. And the 4-bit SRPG will be designed to 4-row height comparing with the original one with 2-row height, consequently reducing the width of the layout. After the layout is completed, we extract the LEF file of the SRPG and rerun the synthesis and physical design process. The results turn out that the global area of the die can be reduced 2.3%.; CPCI-S(ISTP); shiguangyi@ss.pku.edu.cn; 1740-1745
语种	英语
出处	IEEE International Conference on Cyber Technology in Automation, Control, and Intelligent Systems (CYBER)
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/450229]
专题	软件与微电子学院
推荐引用方式 GB/T 7714	Yan, Wei,Wan, Zhencong,Han, Peng,et al. Towards Ultra Low-Power MCU Implementation through Physical Design based on Improved Multibit SRPG. 2015-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。