QQ客服 官方微博 反馈留言

	A 6b 2b/cycle SAR ADC beyond 1GS/s with hybrid DAC structure and low kickback noise comparators
	Zhao, Long ; Deng, Chenxi ; Cheng, Yuhua
	2015
英文摘要	In this paper, a 6b SAR ADC beyond 1GS/s with 2b/cycle conversion is implemented in a 40nm CMOS low-leakage (LL) process. Compared with conventional 2b/cycle SAR ADC, a hybrid DAC consisting of a capacitor-DAC and a resistor-DAC is adopted to increase the ratio of the speed to power consumption. Besides, a novel comparator with high speed and low kickback noise is also proposed. The comparators are organized in parallel to remove the time delay of the SA logic and the reset time of comparators. The simulation result shows the ADC achieves a SNDR of 36.36dB and 36.79dB with the power consumption of 12.5mW and 20.1mW under 1.1V supply voltage, corresponding to two operation modes of 1.35GS/s and 1.5GS/s sampling rate respectively. ? 2015 IEEE.; EI
语种	英语
出处	11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015
DOI标识	10.1109/ASICON.2015.7517103
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/449311]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Zhao, Long,Deng, Chenxi,Cheng, Yuhua. A 6b 2b/cycle SAR ADC beyond 1GS/s with hybrid DAC structure and low kickback noise comparators. 2015-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。