QQ客服 官方微博 反馈留言

	An optimized hardware video encoder for AVS with level C+ data reuse scheme for motion estimation
	Wei, Kaijin ; Zhou, Rongwei ; Zhang, Shanghang ; Jia, Huizhu ; Xie, Don ; Gao, Wen
	2012
英文摘要	In a hardware video encoder, Level C+ data reuse for motion estimation can reuse two-dimensional overlapped search window (SW) and thus is a good choice to trade off the memory bandwidth with the on-chip buffer size. However, the irregular zigzag coding order brings some other troubles to the encoder implementation. This paper mainly focuses on the special considerations for a Level C+ zigzag encoder. First we present a guideline about how to select the Level C+ zigzag HFmVn scan for the adopted encoder pipeline. Second, according to the guideline, zigzag HF5V3 coding order is applied into our Level C+ encoder in which a new function is added to alter zigzag bit-stream into standard raster order and exact motion vector predictor (MVP) can be used for most macro blocks (MBs) except some corner MBs to increase the coding performance. Third, zigzag-aware scheduling for prefetching the SW is proposed so that the pipeline will never be disturbed by this irregular coding order and can smoothly run MB by MB. In addition, balancing the bandwidth into each MB processing period can improve the bandwidth utilization. With these techniques, a real-time high-definition (HD) 1080P AVS encoder is successfully implemented on FPGA verification board with search range [-128, 128]x[-96, 96] and two reference frames at an operating frequency of 160 MHz. ? 2012 IEEE.; EI; 0
语种	英语
DOI标识	10.1109/ICME.2012.11
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/412194]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Wei, Kaijin,Zhou, Rongwei,Zhang, Shanghang,et al. An optimized hardware video encoder for AVS with level C+ data reuse scheme for motion estimation. 2012-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。