QQ客服 官方微博 反馈留言

	An Intra Prediction Pipeline Architecture Design for AVS Encoder
	Zhu, Xiangkui ; Yin, Haibin ; Gao, Wen ; Qi, Honggang ; Xie, Don
	2010
英文摘要	In this paper, an efficient pipelining method to reduce the data dependence for intra prediction in AVS high-definition real-time encoder is proposed. Taking advantage of different data dependences of different locations and prediction modes of sub-blocks within a MB, a new processing order for sub-blocks and their prediction modes is applied in intra prediction pipelining method. The proposed method was implemented in Verilog and synthesized on Xilinx LX330. The simulation result shows that the design is capable of achieving real-time encoding 720p high-definition video sequences at 30 frames per second.; Engineering, Electrical & Electronic; EI; CPCI-S(ISTP); 0
语种	英语
DOI标识	10.1109/ICCE.2010.5418722
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/406175]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Zhu, Xiangkui,Yin, Haibin,Gao, Wen,et al. An Intra Prediction Pipeline Architecture Design for AVS Encoder. 2010-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。