QQ客服 官方微博 反馈留言

	Design space exploration of multiple loops on FPGAs using high level synthesis
	Zhong, Guanwen ; Venkataramani, Vanchinathan ; Liang, Yun ; Mitra, Tulika ; Niar, Smail
	2014
英文摘要	Real-world applications such as image processing, signal processing, and others often contain a sequence of computation intensive kernels, each represented in the form of a nested loop. High-level synthesis (HLS) enables efficient hardware implementation of these loops using high-level programming languages. HLS tools also allow the designers to evaluate design choices with different trade-offs through pragmas/directives. Prior design space exploration techniques for HLS primarily focus on either single nested loop or multiple loops without consideration to the data dependencies among them. In this paper, we propose efficient design space exploration techniques for applications that consist of multiple nested loops with or without data dependencies. In particular, we develop an algorithm to derive the Pareto-optimal curve (performance versus area) of the application when mapped onto FPGAs using HLS. Our algorithm is efficient as it effectively prunes the dominated points in the design space. We also develop accurate performance and area models to assist the design space exploration process. Experiments on various scientific kernels and real-world applications demonstrate that our design space exploration technique is accurate and efficient.; EI; 0
语种	英语
DOI标识	10.1109/ICCD.2014.6974719
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/328544]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Zhong, Guanwen,Venkataramani, Vanchinathan,Liang, Yun,et al. Design space exploration of multiple loops on FPGAs using high level synthesis. 2014-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。