QQ客服 官方微博 反馈留言

	Efficient code size reduction without performance loss
	Xianhua, Liu ; Jiyu, Zhang ; Xu, Cheng
	2007
英文摘要	For many embedded applications, program code size is a critical design factor for its relationship with limited memory, energy and communication bandwidth. While pursuing better code redundancy elimination in compilation time, people also began to focus on better encoding. Some RISC processors, such as ARM, MIPS and UniCore, support a 32bit/16bit dual-width instruction set. Mixed code generation is introduced in expectation of achieving both higher code density from the 16-bit instruction set and good performance from the 32-bit one, with little extra cost. We describe a new fine-grained mixed code generation scheme in this paper. We introduce into the 32-bit ISA a new 16-bit Mode-Changing instruction set which has the following features: firstly, the operation of the instructions are very common in UniCore32 programs and are appropriate to be coded into 16 bits; secondly, they can switch the current processor mode while performing their own operations. We implement the mixed code generation at link time in our compilation toolchain. Our experiments show that this scheme is successful in better encoding a program's computations to reduce code size without sacrificing performance. In addition, there are little modifications to micro-architecture, ensuring good compatibility with the original instruction set architecture. Copyright 2007 ACM.; EI; 1
语种	英语
DOI标识	10.1145/1244002.1244154
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/328503]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Xianhua, Liu,Jiyu, Zhang,Xu, Cheng. Efficient code size reduction without performance loss. 2007-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。