Clock network design plays a critical role in improving chip performance and affecting power. In this paper, we propose a novel clock mesh design with wire sizing optimization. The power mesh occupation in the layout design is also considered. Compared with other related researches, our clock mesh design is more practical and effective.