CORC  > 清华大学
A time synchronization mechanism and algorithm based on phase lock loop
Ren Feng-Yuan ; Dong Si-Ying ; He Tao ; Lin Chuang
2010-05-06 ; 2010-05-06
关键词Practical/ clocks compensation phase locked loops synchronisation wireless sensor networks/ time synchronization mechanism phase lock loop computer clock unidirectional reference broadcast synchronization mechanism offset compensation drift compensation wireless sensor networks/ B6250 Radio links and equipment B1250 Modulators, demodulators, discriminators and mixers B1265Z Other digital circuits
中文摘要In this paper, the analysis model of computer clock is discussed, and the characteristic of the existing synchronization mechanisms is summarized. Subsequently, a unidirectional reference broadcast synchronization mechanism with low power is developed, and this mechanism can achieve simultaneously the offset compensation and drift compensation. Its implementation algorithm is designed based on the principle of traditional phase locked loop (PLL). In order to avoid introducing the extra hardware, a simple digital PLL is constructed. Finally, the validation is done on the Mica2 experimental platform, and the performance is evaluated and compared with the typical algorithms.
语种中文 ; 中文
出版者Science Press ; China
内容类型期刊论文
源URL[http://hdl.handle.net/123456789/10122]  
专题清华大学
推荐引用方式
GB/T 7714
Ren Feng-Yuan,Dong Si-Ying,He Tao,et al. A time synchronization mechanism and algorithm based on phase lock loop[J],2010, 2010.
APA Ren Feng-Yuan,Dong Si-Ying,He Tao,&Lin Chuang.(2010).A time synchronization mechanism and algorithm based on phase lock loop..
MLA Ren Feng-Yuan,et al."A time synchronization mechanism and algorithm based on phase lock loop".(2010).
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace